View EPM7000B_1854814.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

altera corporation 1 max 7000b programmable logic device september 2003, ver. 3.4 data sheet ds-max7000b-3.4 features... high-performance 2.5-v cmos ee prom-based programmable logic devices (plds) built on second-generation multiple array matrix (max ? ) architecture (see table 1 ) ? pin-compatible with the popu lar 5.0-v max 7000s and 3.3-v max 7000a device families ? high-density plds ranging from 600 to 10,000 usable gates ? 3.5-ns pin-to-pin logic delays with counter frequencies in excess of 303.0 mhz advanced 2.5-v in-syste m programmability (isp) ? programs through the bu ilt-in ieee std. 1149.1 joint test action group (jtag) interface with ad vanced pin-locking capability ? enhanced isp algorithm for faster programming ? isp_done bit to ensure complete programming ? pull-up resistor on i/o pins during in-system programming ? isp circuitry complian t with ieee std. 1532 f for information on in-system prog rammable 5.0-v max 7000s or 3.3-v max 7000a devices, see the max 7000 programmable lo gic device family data sheet or the max 7000a programmable logic device family data sheet . table 1. max 7000b device features feature epm7032b epm7064b epm7128b epm7256b epm7512b usable gates 600 1,250 2,500 5,000 10,000 macrocells 32 64 128 256 512 logic array blocks 2 4 8 16 32 maximum user i/o pins 36 68 100 164 212 t pd (ns) 3.5 3.5 4.0 5.0 5.5 t su (ns) 2.1 2.1 2.5 3.3 3.6 t fsu (ns) 1.0 1.0 1.0 1.0 1.0 t co1 (ns) 2.4 2.4 2.8 3.3 3.7 f cnt (mhz) 303.0 303.0 243.9 188.7 163.9
2 altera corporation max 7000b programmable logic device data sheet ...and more features system-level features ?multivolt tm i/o interface enabling devi ce core to run at 2.5 v, while i/o pins are compatible with 3.3-v, 2.5-v, and 1.8-v logic levels ? programmable power-saving mode for 50 % or greater power reduction in each macrocell ? fast input setup times provided by a dedicated path from i/o pin to macrocell registers ? support for advanced i/o standards, including sstl-2 and sstl-3, and gtl+ ? bus-hold option on i/o pins ?pci compatible ? bus-friendly architecture including programmable slew-rate control ? open-drain output option ? programmable security bit for pr otection of proprietary designs ? built-in boundary-scan test circuitry compliant with ieee std. 1149.1 ? supports hot-socketing operation ? programmable ground pins advanced architecture features ? programmable interconnect array (pia) continuous routing structure for fast, predictable performance ? configurable expander product-te rm distribution, allowing up to 32 product terms per macrocell ? programmable macrocell registers with individual clear, preset, clock, and clock enable controls ? two global clock signals with optional inversion ? programmable power-up stat es for macrocell registers ? 6 to 10 pin- or logic-driv en output enable signals advanced package options ? pin counts ranging from 44 to 256 in a variety of thin quad flat pack (tqfp), plastic quad flat pack (pqfp), ball-grid array (bga), space-saving fineline bga tm , 0.8-mm ultra fineline bga, and plastic j-lead chip carrier (plcc) packages ? pin-compatibility with other max 7000b devices in the same package advanced software support ? software design support and automatic place-and-route provided by altera?s max+plus ? ii development system for windows-based pcs and sun sparcstation, and hp 9000 series 700/800 workstations
altera corporation 3 max 7000b programmable logic device data sheet ? additional design entry and simulation support provided by edif 2 0 0 and 3 0 0 netlist fi les, library of parameterized modules (lpms), verilog hdl, vhdl, and other interfaces to popular eda tools from manufacturers such as cadence, exemplar logic, mentor gr aphics, orcad, synopsys, synplicity, and veribest ? programming support with alte ra?s master programming unit (mpu), masterblaster tm serial/universal serial bus (usb) communications cable, and byteblastermv tm parallel port download cable, as well as pr ogramming hardware from third- party manufacturers and any jam tm stapl file ( .jam ), jam byte- code file ( .jbc ), or serial vector format file ( .svf )-capable in- circuit tester general description max 7000b devices are high-density, hi gh-performance devices based on altera?s second-generation max archit ecture. fabricated with advanced cmos technology, the eeprom-base d max 7000b devices operate with a 2.5-v supply voltage and provide 600 to 10,000 usable gates, isp, pin-to-pin delays as fast as 3.5 ns, and counter speeds up to 303.0 mhz. see table 2 . notes: (1) contact altera marketing for up-to-date information on available device speed grades. the max 7000b architecture supports 100 % ttl emulation and high- density integration of ssi, msi, and lsi logic functions. it easily integrates multiple devices ranging from pals, gals, and 22v10s to mach and plsi devices. max 7000b devices ar e available in a wide range of packages, including plcc, bga, fineline bga, 0.8-mm ultra fineline bga, pqfp, tqfp, and tqfp packages. see table 3 . table 2. max 7000b speed grades note (1) device speed grade -3 -4 -5 -7 -10 epm7032b vvv epm7064b vvv epm7128b vvv epm7256b vvv epm7512b vvv
4 altera corporation max 7000b programmable logic device data sheet notes: (1) when the ieee std. 1149.1 (jtag) interface is used fo r in-system programming or bo undary-scan testing, four i/o pins become jtag pins. (2) contact altera for up-to-date informat ion on available device package options. (3) all 0.8-mm ultra fineline bga packages are footprint-compatible via the sameframe tm pin-out feature. therefore, designers can design a board to support a variety of devi ces, providing a flexible mi gration path across densities and pin counts. device migrat ion is fully supported by altera development tools. see ?sameframe pin-outs? on page 14 for more details. (4) all fineline bga packages are footprint-compatible via the sameframe pin-out feature. therefore, designers can design a board to support a variety of devices, providing a flexible migration path across densities and pin counts. device migration is fully supported by altera development tools. see ?sameframe pin-outs? on page 14 for more details. max 7000b devices use cmos eepr om cells to implement logic functions. the us er-configurable max 7000b ar chitecture accommodates a variety of independent combinatoria l and sequential logic functions. the devices can be reprogrammed fo r quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times. max 7000b devices contain 32 to 512 ma crocells that are combined into groups of 16 macrocells, called logic array blocks (labs). each macrocell has a programmable- and /fixed- or array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. to build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and high- speed parallel expander product te rms to provide up to 32 product terms per macrocell. table 3. max 7000b maximum user i/o pins note (1) device 44-pin plcc 44-pin tqfp 48-pin tqfp (2) 49-pin 0.8-mm ultra fineline bga (3) 100- pin tqfp 100-pin fineline bga (4) 144- pin tqfp 169-pin 0.8-mm ultra fineline bga (3) 208- pin pqfp 256- pin bga 256-pin fineline bga (4) epm7032b 36 36 36 36 epm7064b 36 36 40 41 68 68 epm7128b 41 84 84 100 100 100 epm7256b 84 120 141 164 164 epm7512b 120 141 176 212 212
altera corporation 5 max 7000b programmable logic device data sheet max 7000b devices provide programm able speed/power optimization. speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. this speed/power optimization feature enables the designer to configure one or more macrocells to operate up to 50 % lower power while adding only a nominal timing delay. max 7000b devi ces also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are sw itching. the output drivers of all max 7000b devices can be set for 3.3 v , 2.5 v, or 1.8 v and all input pins are 3.3-v, 2.5-v, and 1.8-v tolerant, allowing max 7000b devices to be used in mixed-voltage systems. max 7000b devices are supported by altera development systems, which are integrated packages that offe r schematic, text?including vhdl, verilog hdl, and the altera hardwa re description language (ahdl)? and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. altera software provides edif 2 0 0 and 3 0 0, lpm, vhdl, ve rilog hdl, and other interfaces for additional design entry and simula tion support from other industry- standard pc- and unix-w orkstation-based eda tools. altera software runs on windows-based pcs, as well as sun sparcstation, and hp 9000 series 700/800 workstations. f for more information on development tools, see the max+plus ii programmable logic development system & software data sheet and the quartus programmable logic development system & software data sheet . functional description the max 7000b architecture incl udes the following elements: labs macrocells expander product terms (s hareable and parallel) pia i/o control blocks the max 7000b architecture includes four dedicate d inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and i/o pin. figure 1 shows the architecture of max 7000b devices.
6 altera corporation max 7000b programmable logic device data sheet figure 1. max 7000b device block diagram note: (1) epm7032b, epm7064b, epm7128b, and epm7256b devices have six output enables. epm7512b devices have ten output enables. logic array blocks the max 7000b device architecture is based on the linking of high-performance labs. labs consist of 16 macrocell arrays, as shown in figure 1 . multiple labs are linked together via the pia, a global bus that is fed by all dedicated input pins, i/o pins, and macrocells. each lab is fed by the following signals: 36 signals from the pia that ar e used for general logic inputs global controls that are used for secondary register functions direct input paths from i/o pins to the registers that are used for fast setup times 6 or 10 6 or 10 input/gclrn 6 or 10 output enables (1) 6 or 10 output enables (1) 16 36 36 16 i/o control block lab c lab d i/o control block 6 or 10 16 36 36 16 i/o control block lab a macrocells 1 to 16 lab b i/o control block 6 or 10 pia input/gclk1 input/oe2/gclk2 input/oe1 2 to 16 i/o 2 to 16 i/o 2 to 16 i/o 2 to 16 i/o 2 to 16 2 to 16 2 to 16 2 to 16 2 to 16 2 to 16 2 to 16 2 to 16 2 to 16 2 to 16 2 to 16 2 to 16 macrocells 17 to 32 macrocells 33 to 48 macrocells 49 to 64
altera corporation 7 max 7000b programmable logic device data sheet macrocells the max 7000b macrocell can be indi vidually configured for either sequential or combinatorial logic op eration. the macrocell consists of three functional blocks: the logic array, the prod uct-term select matrix, and the programmable register. figure 2 shows the max 7000b macrocell. figure 2. max 7000b macrocell combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. the product-term select matrix allocates these product terms for use as eith er primary logic inputs (to the or and xor gates) to implement combinatorial functions, or as secondary inputs to the macrocell?s register preset, clock, and clock enable control functions. two kinds of expander product te rms (?expanders?) are available to supplement macrocell logic resources: shareable expanders, which are inve rted product terms that are fed back into the logic array parallel expanders, which are prod uct terms borrowed from adjacent macrocells product- te r m select matrix 36 signals from pia 16 expander product terms lab local array parallel logic expanders (from other macrocells) shared logic expanders clear select global clear global clocks clock/ enable select 2 prn clrn d/t q ena register bypass to i/o control block from i/o pin to pia programmable register fast input select vcc
8 altera corporation max 7000b programmable logic device data sheet the altera development system auto matically optimizes product-term allocation according to the logi c requirements of the design. for registered functions, each macrocell flipflop can be individually programmed to implement d, t, jk, or sr operation with programmable clock control. the flipflop can be by passed for combinatorial operation. during design entry, the designer sp ecifies the desired flipflop type; the max+plus ii software then selects th e most efficient flipflop operation for each registered function to optimize resource utilization. each programmable regist er can be clocked in three different modes: global clock signal. this mode ac hieves the fastest clock-to-output performance. global clock signal enabled by an active-high clock enable. a clock enable is generated by a product te rm. this mode provides an enable on each flipflop while still ac hieving the fast clock-to-output performance of the global clock. array clock implemented with a pr oduct term. in this mode, the flipflop can be clocked by signals fr om buried macrocells or i/o pins. two global clock signals are availabl e in max 7000b devices. as shown in figure 1 , these global clock signals can be the true or the complement of either of the global clock pins, gclk1 or gclk2 . each register also supports asynchrono us preset and clear functions. as shown in figure 2 , the product-term select ma trix allocates product terms to control these operations. although the product-term-driven preset and clear from the register are active high , active-low control can be obtained by inverting the signal within the logic array. in addition, each register clear function can be individually driven by the active-low dedicated global clear pin ( gclrn ). upon power-up, each register in a max 7000b device may be set to either a high or low state. this power-up state is specified at design entry. all max 7000b i/o pins have a fast input path to a macrocell register. this dedicated path allows a signal to bypass the pia and combinatorial logic and be clocked to an input d fl ipflop with an extremely fast input setup time. the input path from th e i/o pin to the register has a programmable delay element that can be selected to either guarantee zero hold time or to get the fastest possible set-up time (as fast as 1.0 ns).
altera corporation 9 max 7000b programmable logic device data sheet expander product terms although most logic functions can be implemented with the five product terms available in each macrocell, more complex logic functions require additional product terms. another macrocell can be used to supply the required logic resources. however, the max 7000b architecture also offers both shareable and parallel expander product terms (?expanders?) that provide additional product term s directly to any macrocell in the same lab. these expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed. shareable expanders each lab has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (o ne from each macrocell) with inverted outputs that feed back in to the logic array. each shareable expander can be used and shared by any or all macrocells in the lab to build complex logic functions. a small delay ( t sexp ) is incurred when shareable expanders are used. figure 3 shows how shareable expanders can feed multiple macrocells. figure 3. max 7000b shareable expanders shareable expanders can be shared by any or all macrocells in an lab. macrocell product-term logic product-term select matrix macrocell product-term logic 36 signals from pia 16 shared expanders
10 altera corporation max 7000b programmable logic device data sheet parallel expanders parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implemen t fast, complex logic functions. parallel expanders allow up to 20 product terms to directly feed the macrocell or logic, with five product term s provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the lab. the altera compiler can automatically allocate up to three sets of up to five parallel expanders to the macroc ells that require additional product terms. each set of five parallel expanders incurs a small, incremental timing delay ( t pexp ). for example, if a macr ocell requires 14 product terms, the compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms and the second set includes four product terms, increasing the total delay by 2 t pexp . two groups of eight macrocells with in each lab (e.g., macrocells 1 through 8, and 9 through 16) form two chains to lend or borrow parallel expanders. a macrocell borrows parallel expanders from lower- numbered macrocells. for example, macrocell 8 can borrow parallel expanders from macrocell 7, from macr ocells 7 and 6, or from macrocells 7, 6, and 5. within each group of eight, the lowest-n umbered macrocell can only lend parallel expanders an d the highest-numbered macrocell can only borrow them. figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.
altera corporation 11 max 7000b programmable logic device data sheet figure 4. max 7000b parallel expanders unused product terms in a macrocell can be allocated to a neighboring macrocell. programmable interconnect array logic is routed between labs on the pia. this global bus is a programmable path that connects any signal source to any destination on the device. all max 7000b dedicate d inputs, i/o pins, and macrocell outputs feed the pia, which makes the signals available throughout the entire device. only the si gnals required by each lab are actually routed from the pia into the lab. figure 5 shows how the pia signals are routed into the lab. an eeprom cell controls one input to a two-input and gate, which selects a pia signal to drive into the lab. preset clock clear product- te r m select matrix preset clock clear product- te r m select matrix macrocell product- term logic from previous macrocell to next macrocell macrocell product- term logic 36 signals from pia 16 shared expanders
12 altera corporation max 7000b programmable logic device data sheet figure 5. max 7000b pia routing while the routing delays of channel -based routing schemes in masked or field-programmable gate arrays (f pgas) are cumulativ e, variable, and path-dependent, the max 7000b pia ha s a predictable delay. the pia makes a design?s timing pe rformance easy to predict. i/o control blocks the i/o control block allows each i/o pin to be individually configured for input, output, or bidirectional oper ation. all i/o pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or v cc . figure 6 shows the i/o control block for max 7000b devices. the i/o control block has six or ten global output enable sign als that are driven by the true or complement of two output enable signals, a subset of the i/o pins, or a subset of the i/o macrocells. to lab pia signals
altera corporation 13 max 7000b programmable logic device data sheet figure 6. i/o control block of max 7000b devices note: (1) epm7032b, epm7064b, epm7128b, and epm7256b devices have six output enable signals. epm7512b devices have ten output enable signals. when the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the i/o pin can be used as a dedicated input. when the tri-state buffer control is connected to v cc , the output is enabled. the max 7000b architecture provides dual i/o feedback, in which macrocell and pin feedbacks are in dependent. when an i/o pin is configured as an input, the associated macrocell can be used for buried logic. from macrocell fast input to macrocell register slew-rate control i/o standards to pia to other i/o pins 6 or 10 global output enable signals (1) pia vcc open-drain output oe select multiplexer gnd programmable delay bus hold programmable ground programmable pull-up
14 altera corporation max 7000b programmable logic device data sheet sameframe pin-outs max 7000b devices support the sameframe pin-out feature for fineline bga and 0.8-mm ultra fineline bga packages. the sameframe pin-out feature is the arra ngement of balls on fineline bga and 0.8-mm ultra fineline bga packages such that the lower-ball-count packages form a subset of the hi gher-ball-count packages. sameframe pin-outs provide the flexibility to mi grate not only from device to device within the same package, but also fr om one package to another. fineline bga packages are compatible with other fineline bga packages, and 0.8-mm ultra fineline bga packages are compatible with other 0.8-mm ultra fineline bga packages. a given printed circuit board (pcb) layout can support multiple device density/ package combinations. for example, a single board layout can support a range of devices from an epm7064b device in a 100-pin fineline bga pa ckage to an epm7512b device in a 256-pin fineline bga package. the altera software pr ovides support to design pcbs with sameframe pin-out devices. devices can be defi ned for present and future use. the altera software generates pin-outs describing how to layout a board to take advantage of this migration (see figure 7 ). figure 7. sameframe pin-out example designed for 256-pin fineline bga package printed circuit board 100-pin fineline bga package (reduced i/o count or logic requirements) 256-pin fineline bga package (increased i/o count or logic requirements) 100-pin fineline bga 256-pin fineline bga
altera corporation 15 max 7000b programmable logic device data sheet in-system programma- bility (isp) max 7000b devices can be programm ed in-system via an industry- standard 4-pin ieee std. 1149.1 (jtag) in terface. isp offers quick, efficient iterations during design development and debugging cycles. the max 7000b architecture internally generates the high programming voltages required to program ee prom cells, allowing in-system programming with only a single 2. 5-v power supply. during in-system programming, the i/o pins are tri- stated and weakly pulled-up to eliminate board conflicts. the pull-up value is nominally 50 k?. max 7000b devices have an enha nced isp algori thm for faster programming. these devices also offer an isp_done bit that provides safe operation when in-system programming is interrupted. this isp_done bit, which is the last bit programmed, prevents all i/o pins from driving until the bit is programmed. isp simplifies the manufacturing flow by allowing devices to be mounted on a pcb with standard pick-and-p lace equipment before they are programmed. max 7000b devices can be programmed by downloading the information via in-circuit tester s, embedded processors, the altera masterblaster communications cable, and the byteblastermv parallel port download cable. programming the devi ces after they are placed on the board eliminates lead damage on hi gh-pin-count packages (e.g., qfp packages) due to device hand ling. max 7000b devices can be reprogrammed after a system has already shipped to the field. for example, product upgrades can be perf ormed in the field via software or modem. in-system programming can be accompli shed with either an adaptive or constant algorithm. an adaptive al gorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. a constant algorithm uses a pre-defined (non-adaptive) programming sequence that does not take advantage of adaptive algorithm programming time improvements. some in-circuit testers cannot prog ram using an adaptive algorithm. therefore, a constant algorithm mus t be used. max 7000b devices can be programmed with either an adaptive or constant (non-adaptive) algorithm. the jam standard test and progra mming language (stapl), jedec standard jesd-71, can be used to program max 7000b devices with in-circuit testers, pcs, or embedded processors. f for more information on us ing the jam language, see application note 88 (using the jam language for is p & icr via an embedded processor) and application note 122 (using stapl fo r isp & icr via an embedded processor) . the isp circuitry in ma x 7000b devices is compliant with the ieee std. 1532 specification. the ieee std. 1532 is a standard developed to allow concurrent isp betw een multiple pld vendors.
16 altera corporation max 7000b programmable logic device data sheet programming sequence during in-system progra mming, instructions, addresses, and data are shifted into the max 7000b device through the tdi input pin. data is shifted out through the tdo output pin and compared against the expected data. programming a pattern into the device requires the following six isp stages. a stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6. 1. enter isp . the enter isp stage ensures th at the i/o pins transition smoothly from user mode to isp mode. the enter isp stage requires 1ms. 2. check id . before any program or verify process, the silicon id is checked. the time required to read this silicon id is relatively small compared to the overall programming time. 3. bulk erase . erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms. 4. program . programming the device in-system involves shifting in the address and data and then appl ying the programming pulse to program the eeprom cells. this process is repeated for each eeprom address. 5. verify . verifying an altera device in-system involves shifting in addresses, applying the read pulse to verify the eeprom cells, and shifting out the data for comparis on. this process is repeated for each eeprom address. 6. exit isp . an exit isp stage ensures th at the i/o pins transition smoothly from isp mode to user mo de. the exit isp stage requires 1ms. programming times the time required to implement each of the six programming stages can be broken into the fo llowing two elements: a pulse time to erase, progra m, or read the eeprom cells. a shifting time based on the test clock ( tck ) frequency and the number of tck cycles to shift instructions , address, and data into the device.
altera corporation 17 max 7000b programmable logic device data sheet by combining the pulse and shift ti mes for each of the programming stages, the program or verify time ca n be derived as a function of the tck frequency, the number of devices, and specific target device(s). because different isp-capable devices have a different number of eeprom cells, both the total fixed and total variable times are unique for a single device. programming a single max 7000b device the time required to program a si ngle max 7000b device in-system can be calculated from the following formula: where: t prog = programming time t ppulse = sum of the fixed times to erase, program, and verify the eeprom cells cycle ptck = number of tck cycles to program a device f tck = tck frequency the isp times for a stand-alone verifi cation of a single max 7000b device can be calculated from the following formula: where: t ver =verify time t vpulse = sum of the fixed times to verify the eeprom cells cycle vtck = number of tck cycles to verify a device t prog t ppulse cycle ptck f tck ------------------------------- - + = t ver t vpulse cycle vtck f tck -------------------------------- + =
18 altera corporation max 7000b programmable logic device data sheet the programming times described in tables 4 through 6 are associated with the worst-case method using the enhanced isp algorithm. tables 5 and 6 show the in-system programming and stand alone verification times for several common test clock frequencies. table 4. max 7000b t pulse & cycle tck values device programming stand-alone verification t ppulse (s) cycle ptck t vpulse (s) cycle vtck emp7032b 2.12 70,000 0.002 18,000 emp7064b 2.12 120,000 0.002 35,000 emp7128b 2.12 222,000 0.002 69,000 emp7256b 2.12 466,000 0.002 151,000 emp7512b 2.12 914,000 0.002 300,000 table 5. max 7000b in-system programming t imes for different test clock frequencies device f tck units 10 mhz 5 mhz 2 mhz 1 mhz 500 khz 200 khz 100 khz 50 khz emp7032b 2.13 2.13 2.15 2.19 2.26 2.47 2.82 3.52 s emp7064b 2.13 2.14 2.18 2.24 2.36 2.72 3.32 4.52 s emp7128b 2.14 2.16 2.23 2.34 2.56 3.23 4.34 6.56 s emp7256b 2.17 2.21 2.35 2.58 3.05 4.45 6.78 11.44 s emp7512b 2.21 2.30 2.58 3.03 3.95 6.69 11.26 20.40 s table 1. max 7000b stand-alone verification ti mes for different test clock frequencies device f tck units 10 mhz 5 mhz 2 mhz 1 mhz 500 khz 200 khz 100 khz 50 khz emp7032b 0.00 0.01 0.01 0.02 0.04 0.09 0.18 0.36 s emp7064b 0.01 0.01 0.02 0.04 0.07 0.18 0.35 0.70 s emp7128b 0.01 0.02 0.04 0.07 0.14 0.35 0.69 1.38 s emp7256b 0.02 0.03 0.08 0.15 0.30 0.76 1.51 3.02 s emp7512b 0.03 0.06 0.15 0.30 0.60 1.50 3.00 6.00 s
altera corporation 19 max 7000b programmable logic device data sheet programming with external hardware max 7000b devices can be programmed on windows-based pcs with an altera logic programmer card, the master programming unit (mpu), and the appropriate device adapte r. the mpu performs continuity checking to ensure adequate electr ical contact between the adapter and the device. f for more information, see the altera programming hardware data sheet . the altera software can use text- or waveform-format test vectors created with the altera text editor or wav eform editor to test the programmed device. for added design verification , designers can perform functional testing to compare the functional de vice behavior with the results of simulation. data i/o, bp microsystems, and other programming hardware manufacturers provide programming support for altera devices. for more information, see programming hardware manufacturers . ieee std. 1149.1 (jtag) boundary-scan support max 7000b devices include the jtag boundary-scan test circuitry defined by ieee std. 1149.1. table 6 describes the jtag instructions supported by max 7000b devices. th e pin-out tables starting on page 59 of this data sheet show the location of the jtag control pins for each device. if the jtag interface is not required, the jtag pins are available as user i/o pins. table 6. max 7000b jtag instructions jtag instruction description sample/preload allows a snapshot of signals at t he device pins to be c aptured and examined during normal device operation, and permits an initia l data pattern output at the device pins. extest allows the external circui try and board-level inte rconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins. bypass places the 1-bit bypass register between the tdi and tdo pins, which allows the boundary-scan test data to pas s synchronously through a se lected device to adjacent devices during nor mal operation. clamp allows the values in the boundary-scan register to determine pin states while placing the 1-bit bypass register between the tdi and tdo pins. idcode selects the idcode regist er and places it between the tdi and tdo pins, allowing the idcode to be serially shifted out of tdo . usercode selects the 32-bit usercode register and places it between the tdi and tdo pins, allowing the usercode value to be shifted out of tdo . isp instructions these instructions are used when programming max 7000b devic es via the jtag ports with the masterblaster or byteblasterm v download cable, or using a jam file ( .jam ), jam byte-code file ( .jbc ), or serial vector format file ( .svf ) via an embedded processor or test equipment.
20 altera corporation max 7000b programmable logic device data sheet the instruction register length of max 7000b devices is ten bits. the max 7000b usercode regist er length is 32 bits. tables 7 and 8 show the boundary-scan register length and device idcode information for max 7000b devices. notes: (1) the most significant bit (msb) is on the left. (2) the least significant bit (l sb) for all jtag idcodes is 1 . f see application note 39 (ieee 1149.1 (jtag) boundary-scan testing in altera devices) for more information on jtag boundary-scan testing. figure 8 shows the timing inform ation for the jtag signals. table 7. max 7000b boundary-scan register length device boundary-scan register length epm7032b 96 epm7064b 192 epm7128b 288 epm7256b 480 epm7512b 624 table 8. 32-bit max 7000b device idcode note (1) device idcode (32 bits) version (4 bits) part number (16 bits) manufacturer?s identity (11 bits) 1 (1 bit) (2) epm7032b 0010 0111 0000 0011 0010 00001101110 1 epm7064b 0010 0111 0000 0110 0100 00001101110 1 epm7128b 0010 0111 0001 0010 1000 00001101110 1 epm7256b 0010 0111 0010 0101 0110 00001101110 1 epm7512b 0010 0111 0101 0001 0010 00001101110 1
altera corporation 21 max 7000b programmable logic device data sheet figure 8. max 7000b jtag waveforms table 9 shows the jtag timing parameters and values for max 7000b devices. note: (1) timing parameters in this table apply to all v ccio levels. table 9. jtag timing parameters & values for max 7000b devices note (1) symbol parameter min max unit t jcp tck clock period 100 ns t jch tck clock high time 50 ns t jcl tck clock low time 50 ns t jpsu jtag port setup time 20 ns t jph jtag port hold time 45 ns t jpco jtag port clock to output 25 ns t jpzx jtag port high impedance to valid output 25 ns t jpxz jtag port valid output to high impedance 25 ns t jssu capture register setup time 20 ns t jsh capture register hold time 45 ns t jsco update register clock to output 25 ns t jszx update register high impedance to valid output 25 ns t jsxz update register valid output to high impedance 25 ns tdo tck t jpzx t jpco t jph t jpxz t jcp t jpsu t jcl t jch tdi tms signal to be captured signal to be driven t jszx t jssu t jsh t jsco t jsxz
22 altera corporation max 7000b programmable logic device data sheet programmable speed/power control max 7000b devices offer a power-savi ng mode that supports low-power operation across user-defined signal paths or the entire device. this feature allows total power dissipation to be reduced by 50 % or more, because most logic applications require only a small fracti on of all gates to operate at maximum frequency. the designer can program each in dividual macrocell in a max 7000b device for either high-speed or low- power operation. as a result, speed- critical paths in the design can ru n at high speed, while the remaining paths can operate at reduced power. macrocells that run at low power incur a nominal timing delay adder ( t lpa ) for the t lad , t lac , t ic , t acl , t cppw , t en , and t sexp parameters. output configuration max 7000b device outputs can be programmed to meet a variety of system-level requirements. multivolt i/o interface the max 7000b device architecture supports the multivolt i/o interface feature, which allows max 7000b de vices to connect to systems with differing supply voltages. max 7000b de vices in all packages can be set for 3.3-v, 2.5-v, or 1.8-v pin operat ion. these devices have one set of v cc pins for internal operation and input buffers ( vccint ), and another set for i/o output drivers ( vccio ). the vccio pins can be connected to either a 3.3-v, 2.5-v, or 1.8-v power supply, depending on the outp ut requirements. when the vccio pins are connected to a 1.8-v power supply, the output levels are compatible with 1.8-v systems. when the vccio pins are connected to a 2.5-v power supply, the output levels are compatible with 2. 5-v systems. when the vccio pins are connected to a 3.3-v powe r supply, the output high is at 3.3 v and is therefore compatible wi th 3.3-v or 5.0-v systems. devices operating with v ccio levels of 2.5 v or 1.8 v incur a nominal timing delay adder. table 10 describes the max 7000b multivolt i/o support.
altera corporation 23 max 7000b programmable logic device data sheet open-drain output option max 7000b devices provide an opti onal open-drain (equivalent to open-collector) output for each i/o pi n. this open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be assert ed by any of several devices. it can also provide an additional wired- or plane. programmable ground pins each unused i/o pin on max 7000b devi ces may be used as an additional ground pin. this programmable grou nd feature does not require the use of the associated macrocell; theref ore, the buried macrocell is still available for user logic. slew-rate control the output buffer for each max 7000b i/o pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. a faster slew rate provides high-sp eed transitions for high-performance systems. however, these fast transi tions may introduce noise transients into the system. a slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. when the co nfiguration cell is turned off, the slew rate is set for low-noise performance. each i/o pin has an individual eeprom bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis. the sl ew rate control affe cts both the rising and falling edges of the output signal. advanced i/o standard support the max 7000b i/o pins support the following i/o standards: lvttl, lvcmos, 1.8-v i/o, 2.5-v i/o, gtl+, sstl-3 class i and ii, and sstl-2 class i and ii. table 10. max 7000b multivolt i/o support v ccio (v) input signal (v) output signal (v) 1.8 2.5 3.3 5.0 1.8 2.5 3.3 5.0 1.8 vvv v 2.5 vvv v 3.3 vvv vv
24 altera corporation max 7000b programmable logic device data sheet max 7000b devices contain two i/o banks. both banks support all standards. each i/o bank has its own vccio pins. a single device can support 1.8-v, 2.5-v, and 3.3-v in terfaces; each bank can support a different standard independently. within a bank, any one of the terminated standards can be supported. figure 9 shows the arrangement of the max 7000b i/o banks. figure 9. max 7000b i/o banks fo r various advanced i/o standards table 11 shows which macrocells have pins in each i/o bank. each max 7000b device has two vref pins. each can be set to a separate v ref level. any i/o pin that uses one of the voltage-referenced standards (gtl+, sstl-2, or sstl-3) may use either of the two vref pins. if these pins are not required as vref pins, they may be individually programmed to function as user i/o pins. table 11. macrocell pins contained in each i/o bank device bank 1 bank 2 epm7032b 1-16 17-32 epm7064b 1-32 33-64 epm7128b 1-64 65-128 epm7256b 1-128, 177-181 129-176, 182-256 epm7512b 1-265 266-512 individual power bus programmable i/o banks
altera corporation 25 max 7000b programmable logic device data sheet programmable pull-up resistor each max 7000b device i/o pin pr ovides an optional programmable pull-up resistor during user mode. when this feature is enabled for an i/o pin, the pull-up resistor (typically 50 k?) weakly holds the output to v ccio level. bus hold each max 7000b device i/ o pin provides an optional bus-hold feature. when this feature is enabled for an i/o pin, the bus-hold circuitry weakly holds the signal at its last driven stat e. by holding the last driven state of the pin until the next input signals is present, the bus-hold feature can eliminate the need to add external pu ll-up or pull-down resistors to hold a signal level when the bus is tri-stated. the bus-hold circuitry also pulls undriven pins away from the inpu t threshold voltage where noise can cause unintended high-frequency switching. this feature can be selected individually for each i/o pin. the bus-hold output will drive no higher than v ccio to prevent overdriving signals. the propagation delays through the input and output buffe rs in max 7000b devices are not affected by whether the bus-hold feature is enabled or disabled. the bus-hold circuitry weakly pulls the signal level to the last driven state through a resistor with a nominal resistance (r bh ) of approximately 8.5 k?. table 12 gives specific sustaining current that will be driven through this resistor and overdrive cu rrent that will identify the next driven input level. this information is provided for each vccio voltage level. the bus-hold circuitry is active only during user operation. at power-up, the bus-hold circuit initializes its initial hold value as v cc approaches the recommended operation conditions. wh en transitioning from isp to user mode with bus hold enabled, the bus-hold circuit captures the value present on the pin at the end of programming. table 12. bus hold parameters parameter conditions vccio level units 1.8 v 2.5 v 3.3 v minmaxminmaxminmax low sustaining current v in > v il (max) 30 50 70 a high sustaining current v in < v ih (min) ?0 ?0 ?0 a low overdrive current 0 v < v in < v ccio 200 300 500 a high overdrive current 0 v < v in < v ccio 295 ?35 ?80 a
26 altera corporation max 7000b programmable logic device data sheet two inverters implement the bus-hold circuitry in a loop that weakly drives back to the i/o pin in user mode. figure 10 shows a block diagram of the bus-hold circuit. figure 10. bus-hold circuit pci compatibility max 7000b devices are compatible with pci applications as well as all 3.3-v electrical spec ifications in the pci local bus specification revision 2.2 except for the clamp diode. while having multiple clamp diodes on a signal trace may be redu ndant, designers ca n add an external clamp diode to meet the specification. table 13 shows the max 7000b device speed grades that meet the pci timing specifications. note: (1) the epm7256b and epm7512b devices in a -5 speed grade meet all pci timing specifications for 66-mhz operation exce pt the input setup time to clk?bused signal parameter. however, these devices are within 1 ns of that parameter. epm7256b and epm7512b devices m eet all other 66-mhz pci timing specifications. i/o r bh bus hold circuit drive to vccio level table 13. max 7000b device speed grades that meet pci timing specifications device specification 33-mhz pci 66-mhz pci epm7032b all speed grades -3 epm7064b all speed grades -3 epm7128b all speed grades -4 epm7256b all speed grades -5 (1) epm7512b all speed grades -5 (1)
altera corporation 27 max 7000b programmable logic device data sheet power sequencing & hot-socketing because max 7000b devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. the v ccio and v ccint power planes can be powered in any order. signals can be driven into max 7000b devices before and during power- up (and power-down) without dama ging the device . additionally, max 7000b devices do not drive out during power-up. once operating conditions are reached, max 7000b devices operate as specified by the user. max 7000b device i/o pins will not so urce or sink more than 300 a of dc current during power-up. all pins can be driven up to 4.1 v during hot-socketing. design security all max 7000b devices contain a programm able security bit that controls access to the data programmed in to the device. when this bit is programmed, a design implemented in the device cannot be copied or retrieved. this feature provides a hi gh level of design security, because programmed data within eeprom cells is invisible. the se curity bit that controls this function, as well as a ll other programmed data, is reset only when the device is reprogrammed. generic testing max 7000b devices are fully functionally tested. comp lete testing of each programmable eeprom bit and all in ternal logic elements ensures 100 % programming yield. ac test measurements are taken under conditions equivalent to those shown in figure 11 . test patterns can be used and then erased during early stages of the production flow.
28 altera corporation max 7000b programmable logic device data sheet figure 11. max 7000b ac test conditions operating conditions tables 14 through 17 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for max 7000b devices. to test system c1 (includes jig capacitance) device input rise and fall times < 2 ns device output 720 ? [521 ? ] 600 ? [481 ? ] v ccio s2 s1 power supply transients can affect ac measurements. simult aneous transitions of multiple outputs should be avoided for accurate measurement. threshold tests must not be performed under ac conditions. large-ampl itude, fast-ground- current transients no rmally occur as the device outputs discharge the load capacitances. when th ese transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. numbers in brackets are for 2.5-v outputs. numbers with out brackets are for 3.3-v outputs. switches s1 and s2 are open for all tests exce pt output disable timing parameters. table 14. max 7000b device absolute maximum ratings note (1) symbol parameter conditions min max unit v ccint supply voltage ?.5 3.6 v v ccio supply voltage ?.5 3.6 v v i dc input voltage (2) ?.0 4.6 v i out dc output current, per pin ?3 50 ma t stg storage temperature no bias ?5 150 c t a ambient temperature under bias ?5 135 c t j junction temperature under bias ?5 135 c
altera corporation 29 max 7000b programmable logic device data sheet table 15. max 7000b device recommended operating conditions symbol parameter conditions min max unit v ccint supply voltage for internal logic and input buffers (10) 2.375 2.625 v v ccio supply voltage for output drivers, 3.3-v operation 3.0 3.6 v supply voltage for output drivers, 2.5-v operation 2.375 2.625 v supply voltage for output drivers, 1.8-v operation 1.71 1.89 v v ccisp supply voltage during in-system programming 2.375 2.625 v v i input voltage (3) ?.5 3.9 v v o output voltage 0v ccio v t a ambient temperature for commercial use 070 c for industrial use (11) ?0 85 c t j junction temperature for commercial use 090 c for industrial use (11) ?0 105 ?c t r input rise time 40 ns t f input fall time 40 ns
30 altera corporation max 7000b programmable logic device data sheet table 16. max 7000b device dc operating conditions note (4) symbol parameter conditions min max unit v ih high-level input voltage for 3.3-v ttl/cmos 2.0 3.9 v high-level input voltage for 2.5-v ttl/cmos 1.7 3.9 v high-level input voltage for 1.8-v ttl/cmos 0.65 v ccio 3.9 v v il low-level input voltage for 3.3-v ttl/cmos and pci compliance ?.5 0.8 v low-level input voltage for 2.5-v ttl/cmos ?.5 0.7 v low-level input voltage for 1.8-v ttl/cmos ?.5 0.35 v ccio v oh 3.3-v high-level ttl output voltage i oh = 8 ma dc, v ccio = 3.00 v (5) 2.4 v 3.3-v high-level cmos output voltage i oh = 0.1 ma dc, v ccio = 3.00 v (5) v ccio ? 0.2 v 2.5-v high-level output voltage i oh = 100 a dc, v ccio = 2.30 v (5) 2.1 v i oh = 1 ma dc, v ccio = 2.30 v (5) 2.0 v i oh = 2 ma dc, v ccio = 2.30 v (5) 1.7 v 1.8-v high-level output voltage i oh = 2 ma dc, v ccio =1.65 v (5) 1.2 v v ol 3.3-v low-level ttl output voltage i ol = 8 ma dc, v ccio = 3.00 v (6) 0.4 v 3.3-v low-level cmos output voltage i ol = 0.1 ma dc, v ccio = 3.00 v (6) 0.2 v 2.5-v low-level output voltage i ol = 100 a dc, v ccio = 2.30 v (6) 0.2 v i ol = 1 ma dc, v ccio = 2.30 v (6) 0.4 v i ol = 2 ma dc, v ccio = 2.30 v (6) 0.7 v 1.8-v low-level output voltage i ol = 2 ma dc, v ccio = 1.7 v (6) 0.4 v i i input leakage current v i = ?.5 to 3.9 v (7) ?0 10 a i oz tri-state output off-state current v i = ?.5 to 3.9 v (7) ?0 10 a r isp value of i/o pin pull-up resistor during in-system programming or during power up v ccio = 1.7 to 3.6 v (8) 20 74 k?
altera corporation 31 max 7000b programmable logic device data sheet notes to tables: (1) see the operating requirements for altera devices data sheet . (2) minimum dc input voltage is ?0.5 v. during transitions, the inputs may undershoot to ?2 .0 v or overshoot to 4.6 v for input currents less than 100 ma and periods shorter than 20 ns. (3) all pins, including dedicated inputs, i/o pins, and jtag pins, may be driven before v ccint and v ccio are powered. (4) these values are specified under the recommended operating conditions in table 15 on page 29 . (5) the parameter is measured with 50 % of the outputs each sourcing the specified current. the i oh parameter refers to high-level ttl or cmos output current. (6) the parameter is measured with 50 % of the outputs each sinking the specified current. the i ol parameter refers to low-level ttl or cmos output current. (7) this value is specified for normal device operation. during power-up, the maximum leakage current is 300 a. (8) this pull-up exists while devices are being prog rammed in-system and in unprogrammed devices during power-up. the pull-up resistor is from the pins to v ccio . (9) capacitance is measured at 25 c and is sample-tested only. two of the dedicated input pins ( oe1 and gclrn ) have a maximum capacitance of 15 pf. (10) the por time for all 7000b devices does not exceed 100 s. the sufficient v ccint voltage level for por is 2.375 v. the device is fully initialized within the por time after v ccint reaches the sufficient por voltage level. (11) these devices support in-system programming for ?40 to 100 c. for in-system programming support between ?40 and 0 c, contact altera applications. table 17. max 7000b device capacitance note (9) symbol parameter conditions min max unit c in input pin capacitance v in = 0 v, f = 1.0 mhz 8pf c i/o i/o pin capacitance v out = 0 v, f = 1.0 mhz 8pf
32 altera corporation max 7000b programmable logic device data sheet figure 12 shows the typical output driv e characteristics of max 7000b devices. figure 12. output drive charac teristics of max 7000b devices v o output voltage (v) 1234 30 60 90 i ol i oh v ccint = 2.5 v v cci o = 3.0 v room temperature 120 150 typical i output current (ma) o v o output voltage (v) 123 4 v ccint = 2.5 v v cci o = 2.5 v i ol i oh room temperature 2.5-v vccio 3.3-v vccio typical i output current (ma) o 30 60 90 120 150 v o output voltage (v) 123 v ccint = 2.5 v v cci o = 1.8 v i ol i oh room temperature 1.8-v vccio typical i output current (ma) o 30 60 90 120 150 4
altera corporation 33 max 7000b programmable logic device data sheet timing model max 7000b device timing can be analyz ed with the altera software, with a variety of popular industry-sta ndard eda simulators and timing analyzers, or with the timing model shown in figure 13 . max 7000b devices have predictable internal de lays that enable the designer to determine the worst-case timing of any design. the altera software provides timing simulatio n, point-to-point delay prediction, and detailed timing analysis for device-w ide performance evaluation. figure 13. max 7000b timing model the timing characteristics of any signal path can be derived from the timing model and parameters of a pa rticular device. external timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. figure 14 shows the timing relationship between internal and external delay parameters. f see application note 94 (understanding max 7000 timing) for more information. logic array delay t lad output delay t od3 t od2 t od1 t xz z t x1 t zx2 t zx3 input delay t in register delay t su t h t pre t clr t rd t comb t fsu t fh pia delay t pia shared expander delay t sexp register control delay t lac t ic t en i/o delay t io global control delay t glob internal output enable delay t ioe parallel expander delay t pexp fast input delay t fin t fin t find +
34 altera corporation max 7000b programmable logic device data sheet figure 14. max 7000b switching waveforms combinatorial mode input pin i/o pin pia delay shared expander delay logic array input parallel expander delay logic array output output pin t in t lac , t lad t pia t od t pexp t io t sexp t comb global clock mode global clock pin global clock at register data or enable (logic array output) t f t ch t cl t r t in t glob t su t h array clock mode input or i/o pin clock into pia clock into logic array clock at register data from logic array register to pia to logic array register output to pin t f t r t ach t acl t su t in t io t rd t pia t clr , t pre t h t pia t ic t pia t od t od t r & t f < 2 ns. inputs are driven at 3.0 v for a logic high and 0 v for a logic low. all timing characteristics are measured at 1.5 v.
altera corporation 35 max 7000b programmable logic device data sheet tables 18 through 32 show max 7000b device timing parameters. table 18. epm7032b external timing parameters notes (1) symbol parameter conditions speed grade unit -3.5 -5.0 -7.5 min max min max min max t pd1 input to non-registered output c1 = 35 pf (2) 3.5 5.0 7.5 ns t pd2 i/o input to non-registered output c1 = 35 pf (2) 3.5 5.0 7.5 ns t su global clock setup time (2) 2.1 3.0 4.5 ns t h global clock hold time (2) 0.0 0.0 0.0 ns t fsu global clock setup time of fast input 1.0 1.0 1.5 ns t fh global clock hold time of fast input 1.0 1.0 1.0 ns t fzhsu global clock setup time of fast input with zero hold time 2.0 2.5 3.0 ns t fzhh global clock hold time of fast input with zero hold time 0.0 0.0 0.0 ns t co1 global clock to output delay c1 = 35 pf 1.0 2.4 1.0 3.4 1.0 5.0 ns t ch global clock high time 1.5 2.0 3.0 ns t cl global clock low time 1.5 2.0 3.0 ns t asu array clock setup time (2) 0.9 1.3 1.9 ns t ah array clock hold time (2) 0.2 0.3 0.6 ns t aco1 array clock to output delay c1 = 35 pf (2) 1.0 3.6 1.0 5.1 1.0 7.6 ns t ach array clock high time 1.5 2.0 3.0 ns t acl array clock low time 1.5 2.0 3.0 ns t cppw minimum pulse width for clear and preset 1.5 2.0 3.0 ns t cnt minimum global clock period (2) 3.3 4.7 7.0 ns f cnt maximum internal global clock frequency (2) , (3) 303.0 212.8 142.9 mhz t acnt minimum array clock period (2) 3.3 4.7 7.0 ns f acnt maximum internal array clock frequency (2) , (3) 303.0 212.8 142.9 mhz
36 altera corporation max 7000b programmable logic device data sheet table 19. epm7032b internal timing parameters notes (1) symbol parameter conditions speed grade unit -3.5 -5.0 -7.5 minmaxminmaxminmax t in input pad and buffer delay 0.3 0.5 0.7 ns t io i/o input pad and buffer delay 0.3 0.5 0.7 ns t fin fast input delay 0.9 1.3 2.0 ns t find programmable delay adder for fast input 1.0 1.5 1.5 ns t sexp shared expander delay 1.5 2.1 3.2 ns t pexp parallel expander delay 0.4 0.6 0.9 ns t lad logic array delay 1.4 2.0 3.1 ns t lac logic control array delay 1.2 1.7 2.6 ns t ioe internal output enable delay 0.1 0.2 0.3 ns t od1 output buffer and pad delay slow slew rate = off v ccio = 3.3 v c1 = 35 pf 0.9 1.2 1.8 ns t od3 output buffer and pad delay slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 5.9 6.2 6.8 ns t zx1 output buffer enable delay slow slew rate = off v ccio = 3.3 v c1 = 35 pf 1.6 2.2 3.4 ns t zx3 output buffer enable delay slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 6.6 7.2 8.4 ns t xz output buffer disable delay c1 = 5 pf 1.6 2.2 3.4 ns t su register setup time 0.7 1.1 1.6 ns t h register hold time 0.4 0.5 0.9 ns t fsu register setup time of fast input 0.8 0.8 1.1 ns t fh register hold time of fast input 1.2 1.2 1.4 ns t rd register delay 0.5 0.6 0.9 ns t comb combinatorial delay 0.2 0.3 0.5 ns t ic array clock delay 1.2 1.8 2.8 ns t en register enable time 1.2 1.7 2.6 ns t glob global control delay 0.7 1.1 1.6 ns t pre register preset time 1.0 1.3 1.9 ns t clr register clear time 1.0 1.3 1.9 ns t pia pia delay (2) 0.7 1.0 1.4 ns t lpa low-power adder (4) 1.5 2.1 3.2 ns
altera corporation 37 max 7000b programmable logic device data sheet table 20. epm7032b selectable i/o standard timing adder delays notes (1) i/o standard parameter speed grade unit -3.5 -5.0 -7.5 min max min max min max 3.3 v ttl/cmos input to (pia) 0.0 0.0 0.0 ns input to global clock and clear 0.0 0.0 0.0 ns input to fast input register 0.0 0.0 0.0 ns all outputs 0.0 0.0 0.0 ns 2.5 v ttl/cmos input to pia 0.3 0.4 0.6 ns input to global clock and clear 0.3 0.4 0.6 ns input to fast input register 0.2 0.3 0.4 ns all outputs 0.2 0.3 0.4 ns 1.8 v ttl/cmos input to pia 0.5 0.8 1.1 ns input to global clock and clear 0.5 0.8 1.1 ns input to fast input register 0.4 0.5 0.8 ns all outputs 1.2 1.8 2.6 ns sstl-2 class i input to pia 1.3 1.9 2.8 ns input to global clock and clear 1.2 1.8 2.6 ns input to fast input register 0.9 1.3 1.9 ns all outputs 0.0 0.0 0.0 ns sstl-2 class ii input to pia 1.3 1.9 2.8 ns input to global clock and clear 1.2 1.8 2.6 ns input to fast input register 0.9 1.3 1.9 ns all outputs 0.1 ?.1 0.2 ns sstl-3 class i input to pia 1.2 1.8 2.6 ns input to global clock and clear 0.9 1.3 1.9 ns input to fast input register 0.8 1.1 1.7 ns all outputs 0.0 0.0 0.0 ns sstl-3 class ii input to pia 1.2 1.8 2.6 ns input to global clock and clear 0.9 1.3 1.9 ns input to fast input register 0.8 1.1 1.7 ns all outputs 0.0 0.0 0.0 ns gtl+ input to pia 1.6 2.3 3.4 ns input to global clock and clear 1.6 2.3 3.4 ns input to fast input register 1.5 2.1 3.2 ns all outputs 0.0 0.0 0.0 ns
38 altera corporation max 7000b programmable logic device data sheet notes to tables: (1) these values are specified under th e recommended operat ing conditions in table 15 on page 29 . see figure 14 for more information on switching waveforms. (2) these values are specified for a pia fan-out of all labs. (3) measured with a 16-bit loadable, enabled, up/down counter programmed into each lab. (4) the t lpa parameter must be added to the t lad , t lac , t ic , t acl , t cppw , t en , and t sexp parameters for macrocells running in low-power mode. pci input to pia 0.0 0.0 0.0 ns input to global clock and clear 0.0 0.0 0.0 ns input to fast input register 0.0 0.0 0.0 ns all outputs 0.0 0.0 0.0 ns table 20. epm7032b selectable i/o standard timing adder delays notes (1) i/o standard parameter speed grade unit -3.5 -5.0 -7.5 min max min max min max
altera corporation 39 max 7000b programmable logic device data sheet table 21. epm7064b external timing parameters note (1) symbol parameter conditions speed grade unit -3 -5 -7 min max min max min max t pd1 input to non-registered output c1 = 35 pf (2) 3.5 5.0 7.5 ns t pd2 i/o input to non-registered output c1 = 35 pf (2) 3.5 5.0 7.5 ns t su global clock setup time (2) 2.1 3.0 4.5 ns t h global clock hold time (2) 0.0 0.0 0.0 ns t fsu global clock setup time of fast input 1.0 1.0 1.5 ns t fh global clock hold time of fast input 1.0 1.0 1.0 ns t fzhsu global clock setup time of fast input with zero hold time 2.0 2.5 3.0 ns t fzhh global clock hold time of fast input with zero hold time 0.0 0.0 0.0 ns t co1 global clock to output delay c1 = 35 pf 1.0 2.4 1.0 3.4 1.0 5.0 ns t ch global clock high time 1.5 2.0 3.0 ns t cl global clock low time 1.5 2.0 3.0 ns t asu array clock setup time (2) 0.9 1.3 1.9 ns t ah array clock hold time (2) 0.2 0.3 0.6 ns t aco1 array clock to output delay c1 = 35 pf (2) 1.0 3.6 1.0 5.1 1.0 7.6 ns t ach array clock high time 1.5 2.0 3.0 ns t acl array clock low time 1.5 2.0 3.0 ns t cppw minimum pulse width for clear and preset 1.5 2.0 3.0 ns t cnt minimum global clock period (2) 3.3 4.7 7.0 ns f cnt maximum internal global clock frequency (2) , (3) 303.0 212.8 142.9 mhz t acnt minimum array clock period (2) 3.3 4.7 7.0 ns f acnt maximum internal array clock frequency (2) , (3) 303.0 212.8 142.9 mhz
40 altera corporation max 7000b programmable logic device data sheet table 22. epm7064b internal timing parameters note (1) symbol parameter conditions speed grade unit -3 -5 -7 minmaxminmaxminmax t in input pad and buffer delay 0.3 0.5 0.7 ns t io i/o input pad and buffer delay 0.3 0.5 0.7 ns t fin fast input delay 0.9 1.3 2.0 ns t find programmable delay adder for fast input 1.0 1.5 1.5 ns t sexp shared expander delay 1.5 2.1 3.2 ns t pexp parallel expander delay 0.4 0.6 0.9 ns t lad logic array delay 1.4 2.0 3.1 ns t lac logic control array delay 1.2 1.7 2.6 ns t ioe internal output enable delay 0.1 0.2 0.3 ns t od1 output buffer and pad delay slow slew rate = off v ccio = 3.3 v c1 = 35 pf 0.9 1.2 1.8 ns t od3 output buffer and pad delay slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 5.9 6.2 6.8 ns t zx1 output buffer enable delay slow slew rate = off v ccio = 3.3 v c1 = 35 pf 1.6 2.2 3.4 ns t zx3 output buffer enable delay slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 6.6 7.2 8.4 ns t xz output buffer disable delay c1 = 5 pf 1.6 2.2 3.4 ns t su register setup time 0.7 1.1 1.6 ns t h register hold time 0.4 0.5 0.9 ns t fsu register setup time of fast input 0.8 0.8 1.1 ns t fh register hold time of fast input 1.2 1.2 1.4 ns t rd register delay 0.5 0.6 0.9 ns t comb combinatorial delay 0.2 0.3 0.5 ns t ic array clock delay 1.2 1.8 2.8 ns t en register enable time 1.2 1.7 2.6 ns t glob global control delay 0.7 1.1 1.6 ns t pre register preset time 1.0 1.3 1.9 ns t clr register clear time 1.0 1.3 1.9 ns t pia pia delay (2) 0.7 1.0 1.4 ns t lpa low-power adder (4) 1.5 2.1 3.2 ns
altera corporation 41 max 7000b programmable logic device data sheet table 23. epm7064b selectable i/o standard timing adder delays (part 1 of 2) note (1) i/o standard parameter speed grade unit -3 -5 -7 min max min max min max 3.3 v ttl/cmos input to pia 0.0 0.0 0.0 ns input to global clock and clear 0.0 0.0 0.0 ns input to fast input register 0.0 0.0 0.0 ns all outputs 0.0 0.0 0.0 ns 2.5 v ttl/cmos input to pia 0.3 0.4 0.6 ns input to global clock and clear 0.3 0.4 0.6 ns input to fast input register 0.2 0.3 0.4 ns all outputs 0.2 0.3 0.4 ns 1.8 v ttl/cmos input to pia 0.5 0.7 1.1 ns input to global clock and clear 0.5 0.7 1.1 ns input to fast input register 0.4 0.6 0.9 ns all outputs 1.2 1.7 2.6 ns sstl-2 class i input to pia 1.3 1.9 2.8 ns input to global clock and clear 1.2 1.7 2.6 ns input to fast input register 0.9 1.3 1.9 ns all outputs 0.0 0.0 0.0 ns sstl-2 class ii input to pia 1.3 1.9 2.8 ns input to global clock and clear 1.2 1.7 2.6 ns input to fast input register 0.9 1.3 1.9 ns all outputs ?.1 ?.1 ?.2 ns sstl-3 class i input to pia 1.2 1.7 2.6 ns input to global clock and clear 0.9 1.3 1.9 ns input to fast input register 0.8 1.1 1.7 ns all outputs 0.0 0.0 0.0 ns sstl-3 class ii input to pia 1.2 1.7 2.6 ns input to global clock and clear 0.9 1.3 1.9 ns input to fast input register 0.8 1.1 1.7 ns all outputs 0.0 0.0 0.0 ns gtl+ input to pia 1.6 2.3 3.4 ns input to global clock and clear 1.6 2.3 3.4 ns input to fast input register 1.5 2.1 3.2 ns all outputs 0.0 0.0 0.0 ns
42 altera corporation max 7000b programmable logic device data sheet notes to tables: (1) these values are specified under th e recommended operat ing conditions in table 15 on page 29 . see figure 14 for more information on switching waveforms. (2) these values are specified for a pia fan-out of all labs. (3) measured with a 16-bit loadable, enabled, up/down counter programmed into each lab. (4) the t lpa parameter must be added to the t lad , t lac , t ic , t acl , t cppw , t en , and t sexp parameters for macrocells running in low-power mode. pci input to pia 0.0 0.0 0.0 ns input to global clock and clear 0.0 0.0 0.0 ns input to fast input register 0.0 0.0 0.0 ns all outputs 0.0 0.0 0.0 ns table 23. epm7064b selectable i/o standar d timing adder delays (part 2 of 2) note (1) i/o standard parameter speed grade unit -3 -5 -7 min max min max min max
altera corporation 43 max 7000b programmable logic device data sheet table 24. epm7128b external timing parameters note (1) symbol parameter conditions speed grade unit -4 -7 -10 min max min max min max t pd1 input to non-registered output c1 = 35 pf (2) 4.0 7.5 10.0 ns t pd2 i/o input to non-registered output c1 = 35 pf (2) 4.0 7.5 10.0 ns t su global clock setup time (2) 2.5 4.5 6.1 ns t h global clock hold time (2) 0.0 0.0 0.0 ns t fsu global clock setup time of fast input 1.0 1.5 1.5 ns t fh global clock hold time of fast input 1.0 1.0 1.0 ns t fzhsu global clock setup time of fast input with zero hold time 2.0 3.0 3.0 ns t fzhh global clock hold time of fast input with zero hold time 0.0 0.0 0.0 ns t co1 global clock to output delay c1 = 35 pf 1.0 2.8 1.0 5.7 1.0 7.5 ns t ch global clock high time 1.5 3.0 4.0 ns t cl global clock low time 1.5 3.0 4.0 ns t asu array clock setup time (2) 1.2 2.0 2.8 ns t ah array clock hold time (2) 0.2 0.7 0.9 ns t aco1 array clock to output delay c1 = 35 pf (2) 1.0 4.1 1.0 8.2 1.0 10.8 ns t ach array clock high time 1.5 3.0 4.0 ns t acl array clock low time 1.5 3.0 4.0 ns t cppw minimum pulse width for clear and preset 1.5 3.0 4.0 ns t cnt minimum global clock period (2) 4.1 7.9 10.6 ns f cnt maximum internal global clock frequency (2) , (3) 243.9 126.6 94.3 mhz t acnt minimum array clock period (2) 4.1 7.9 10.6 ns f acnt maximum internal array clock frequency (2) , (3) 243.9 126.6 94.3 mhz
44 altera corporation max 7000b programmable logic device data sheet table 25. epm7128b internal timing parameters note (1) symbol parameter conditions speed grade unit -4 -7 -10 min max min max min max t in input pad and buffer delay 0.3 0.6 0.8 ns t io i/o input pad and buffer delay 0.3 0.6 0.8 ns t fin fast input delay 1.3 2.9 3.7 ns t find programmable delay adder for fast input 1.0 1.5 1.5 ns t sexp shared expander delay 1.5 2.8 3.8 ns t pexp parallel expander delay 0.4 0.8 1.0 ns t lad logic array delay 1.6 2.9 3.8 ns t lac logic control array delay 1.4 2.6 3.4 ns t ioe internal output enable delay 0.1 0.3 0.4 ns t od1 output buffer and pad delay slow slew rate = off v ccio = 3.3 v c1 = 35 pf 0.9 1.7 2.2 ns t od3 output buffer and pad delay slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 5.9 6.7 7.2 ns t zx1 output buffer enable delay slow slew rate = off v ccio = 3.3 v c1 = 35 pf 1.8 3.3 4.4 ns t zx3 output buffer enable delay slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 6.8 8.3 9.4 ns t xz output buffer disable delay c1 = 5 pf 1.8 3.3 4.4 ns t su register setup time 1.0 1.9 2.6 ns t h register hold time 0.4 0.8 1.1 ns t fsu register setup time of fast input 0.8 0.9 0.9 ns t fh register hold time of fast input 1.2 1.6 1.6 ns t rd register delay 0.5 1.1 1.4 ns t comb combinatorial delay 0.2 0.3 0.4 ns t ic array clock delay 1.4 2.8 3.6 ns t en register enable time 1.4 2.6 3.4 ns t glob global control delay 1.1 2.3 3.1 ns t pre register preset time 1.0 1.9 2.6 ns t clr register clear time 1.0 1.9 2.6 ns t pia pia delay (2) 1.0 2.0 2.8 ns t lpa low-power adder (4) 1.5 2.8 3.8 ns
altera corporation 45 max 7000b programmable logic device data sheet table 26. epm7128b selectable i/o standar d timing adder delays (part 1 of 2) note (1) i/o standard parameter speed grade unit -4 -7 -10 min max min max min max 3.3 v ttl/cmos input to pia 0.0 0.0 0.0 ns input to global clock and clear 0.0 0.0 0.0 ns input to fast input register 0.0 0.0 0.0 ns all outputs 0.0 0.0 0.0 ns 2.5 v ttl/cmos input to pia 0.3 0.6 0.8 ns input to global clock and clear 0.3 0.6 0.8 ns input to fast input register 0.2 0.4 0.5 ns all outputs 0.2 0.4 0.5 ns 1.8 v ttl/cmos input to pia 0.5 0.9 1.3 ns input to global clock and clear 0.5 0.9 1.3 ns input to fast input register 0.4 0.8 1.0 ns all outputs 1.2 2.3 3.0 ns sstl-2 class i input to pia 1.4 2.6 3.5 ns input to global clock and clear 1.2 2.3 3.0 ns input to fast input register 1.0 1.9 2.5 ns all outputs 0.0 0.0 0.0 ns sstl-2 class ii input to pia 1.4 2.6 3.5 ns input to global clock and clear 1.2 2.3 3.0 ns input to fast input register 1.0 1.9 2.5 ns all outputs 0.1 ?.2 0.3 ns sstl-3 class i input to pia 1.3 2.4 3.3 ns input to global clock and clear 1.0 1.9 2.5 ns input to fast input register 0.9 1.7 2.3 ns all outputs 0.0 0.0 0.0 ns sstl-3 class ii input to pia 1.3 2.4 3.3 ns input to global clock and clear 1.0 1.9 2.5 ns input to fast input register 0.9 1.7 2.3 ns all outputs 0.0 0.0 0.0 ns gtl+ input to pia 1.7 3.2 4.3 ns input to global clock and clear 1.7 3.2 4.3 ns input to fast input register 1.6 3.0 4.0 ns all outputs 0.0 0.0 0.0 ns
46 altera corporation max 7000b programmable logic device data sheet notes to tables: (1) these values are specified under th e recommended operat ing conditions in table 15 on page 29 . see figure 14 for more information on switching waveforms. (2) these values are specified for a pia fan-out of one lab (16 macrocells). for each additional lab fan-out in these devices, add an additional 0. 1 ns to the pia timing value. (3) measured with a 16-bit loadable, enabled, up/down counter programmed into each lab. (4) the t lpa parameter must be added to the t lad , t lac , t ic , t acl , t cppw , t en , and t sexp parameters for macrocells running in low-power mode. pci input to pia 0.0 0.0 0.0 ns input to global clock and clear 0.0 0.0 0.0 ns input to fast input register 0.0 0.0 0.0 ns all outputs 0.0 0.0 0.0 ns table 26. epm7128b selectable i/o standar d timing adder delays (part 2 of 2) note (1) i/o standard parameter speed grade unit -4 -7 -10 min max min max min max
altera corporation 47 max 7000b programmable logic device data sheet table 27. epm7256b external timing parameters note (1) symbol parameter conditions speed grade unit -5 -7 -10 min max min max min max t pd1 input to non-registered output c1 = 35 pf (2) 5.0 7.5 10.0 ns t pd2 i/o input to non-registered output c1 = 35 pf (2) 5.0 7.5 10.0 ns t su global clock setup time (2) 3.3 4.8 6.6 ns t h global clock hold time (2) 0.0 0.0 0.0 ns t fsu global clock setup time of fast input 1.0 1.5 1.5 ns t fh global clock hold time for fast input 1.0 1.0 1.0 ns t fzhsu global clock setup time of fast input with zero hold time 2.5 3.0 3.0 ns t fzhh global clock hold time of fast input with zero hold time 0.0 0.0 0.0 ns t co1 global clock to output delay c1 = 35 pf 1.0 3.3 1.0 5.1 1.0 6.7 ns t ch global clock high time 2.0 3.0 4.0 ns t cl global clock low time 2.0 3.0 4.0 ns t asu array clock setup time (2) 1.4 2.0 2.8 ns t ah array clock hold time (2) 0.4 0.8 1.0 ns t aco1 array clock to output delay c1 = 35 pf (2) 1.0 5.2 1.0 7.9 1.0 10.5 ns t ach array clock high time 2.0 3.0 4.0 ns t acl array clock low time 2.0 3.0 4.0 ns t cppw minimum pulse width for clear and preset 2.0 3.0 4.0 ns t cnt minimum global clock period (2) 5.3 7.9 10.6 ns f cnt maximum internal global clock frequency (2) , (3) 188.7 126.6 94.3 mhz t acnt minimum array clock period (2) 5.3 7.9 10.6 ns f acnt maximum internal array clock frequency (2) , (3) 188.7 126.6 94.3 mhz
48 altera corporation max 7000b programmable logic device data sheet table 28. epm7256b internal timing parameters note (1) symbol parameter conditions speed grade unit -5 -7 -10 min max min max min max t in input pad and buffer delay 0.4 0.6 0.8 ns t io i/o input pad and buffer delay 0.4 0.6 0.8 ns t fin fast input delay 1.5 2.5 3.1 ns t find programmable delay adder for fast input 1.5 1.5 1.5 ns t sexp shared expander delay 1.5 2.3 3.0 ns t pexp parallel expander delay 0.4 0.6 0.8 ns t lad logic array delay 1.7 2.5 3.3 ns t lac logic control array delay 1.5 2.2 2.9 ns t ioe internal output enable delay 0.1 0.2 0.3 ns t od1 output buffer and pad delay slow slew rate = off v ccio = 3.3 v c1 = 35 pf 0.9 1.4 1.9 ns t od3 output buffer and pad delay slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 5.9 6.4 6.9 ns t zx1 output buffer enable delay slow slew rate = off v ccio = 3.3 v c1 = 35 pf 2.2 3.3 4.5 ns t zx3 output buffer enable delay slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 7.2 8.3 9.5 ns t xz output buffer disable delay c1 = 5 pf 2.2 3.3 4.5 ns t su register setup time 1.2 1.8 2.5 ns t h register hold time 0.6 1.0 1.3 ns t fsu register setup time of fast input 0.8 1.1 1.1 ns t fh register hold time of fast input 1.2 1.4 1.4 ns t rd register delay 0.7 1.0 1.3 ns t comb combinatorial delay 0.3 0.4 0.5 ns t ic array clock delay 1.5 2.3 3.0 ns t en register enable time 1.5 2.2 2.9 ns t glob global control delay 1.3 2.1 2.7 ns t pre register preset time 1.0 1.6 2.1 ns t clr register clear time 1.0 1.6 2.1 ns t pia pia delay (2) 1.7 2.6 3.3 ns t lpa low-power adder (4) 2.0 3.0 4.0 ns
altera corporation 49 max 7000b programmable logic device data sheet table 29. epm7256b selectable i/o standar d timing adder delays (part 1 of 2) note (1) i/o standard parameter speed grade unit -5 -7 -10 min max min max min max 3.3 v ttl/cmos input to pia 0.0 0.0 0.0 ns input to global clock and clear 0.0 0.0 0.0 ns input to fast input register 0.0 0.0 0.0 ns all outputs 0.0 0.0 0.0 ns 2.5 v ttl/cmos input to pia 0.4 0.6 0.8 ns input to global clock and clear 0.3 0.5 0.6 ns input to fast input register 0.2 0.3 0.4 ns all outputs 0.2 0.3 0.4 ns 1.8 v ttl/cmos input to pia 0.6 0.9 1.2 ns input to global clock and clear 0.6 0.9 1.2 ns input to fast input register 0.5 0.8 1.0 ns all outputs 1.3 2.0 2.6 ns sstl-2 class i input to pia 1.5 2.3 3.0 ns input to global clock and clear 1.3 2.0 2.6 ns input to fast input register 1.1 1.7 2.2 ns all outputs 0.0 0.0 0.0 ns sstl-2 class ii input to pia 1.5 2.3 3.0 ns input to global clock and clear 1.3 2.0 2.6 ns input to fast input register 1.1 1.7 2.2 ns all outputs 0.1 ?.2 0.2 ns sstl-3 class i input to pia 1.4 2.1 2.8 ns input to global clock and clear 1.1 1.7 2.2 ns input to fast input register 1.0 1.5 2.0 ns all outputs 0.0 0.0 0.0 ns sstl-3 class ii input to pia 1.4 2.1 2.8 ns input to global clock and clear 1.1 1.7 2.2 ns input to fast input register 1.0 1.5 2.0 ns all outputs 0.0 0.0 0.0 ns gtl+ input to pia 1.8 2.7 3.6 ns input to global clock and clear 1.8 2.7 3.6 ns input to fast input register 1.7 2.6 3.4 ns all outputs 0.0 0.0 0.0 ns
50 altera corporation max 7000b programmable logic device data sheet notes to tables: (1) these values are specified under the recommended operatin g conditions in table 15 on page 29 . see figure 14 for more information on switching waveforms. (2) these values are specified for a pia fan-out of one lab (16 macrocells). for each additional lab fan-out in these devices, add an additional 0.1 ns to the pia timing value. (3) measured with a 16-bit loadable, enabled, up/down counter programmed into each lab. (4) the t lpa parameter must be added to the t lad , t lac , t ic , t acl , t cppw , t en , and t sexp parameters for macrocells running in low-power mode. pci input to pia 0.0 0.0 0.0 ns input to global clock and clear 0.0 0.0 0.0 ns input to fast input register 0.0 0.0 0.0 ns all outputs 0.0 0.0 0.0 ns table 29. epm7256b selectable i/o standard timing adder delays (part 2 of 2) note (1) i/o standard parameter speed grade unit -5 -7 -10 min max min max min max
altera corporation 51 max 7000b programmable logic device data sheet table 30. epm7512b external timing parameters note (1) symbol parameter conditions speed grade unit -5 -7 -10 min max min max min max t pd1 input to non-registered output c1 = 35 pf (2) 5.5 7.5 10.0 ns t pd2 i/o input to non-registered output c1 = 35 pf (2) 5.5 7.5 10.0 ns t su global clock setup time (2) 3.6 4.9 6.5 ns t h global clock hold time (2) 0.0 0.0 0.0 ns t fsu global clock setup time of fast input 1.0 1.5 1.5 ns t fh global clock hold time of fast input 1.0 1.0 1.0 ns t fzhsu global clock setup time of fast input with zero hold time 2.5 3.0 3.0 ns t fzhh global clock hold time of fast input with zero hold time 0.0 0.0 0.0 ns t co1 global clock to output delay c1 = 35 pf 1.0 3.7 1.0 5.0 1.0 6.7 ns t ch global clock high time 3.0 3.0 4.0 ns t cl global clock low time 3.0 3.0 4.0 ns t asu array clock setup time (2) 1.4 1.9 2.5 ns t ah array clock hold time (2) 0.5 0.6 0.8 ns t aco1 array clock to output delay c1 = 35 pf (2) 1.0 5.9 1.0 8.0 1.0 10.7 ns t ach array clock high time 3.0 3.0 4.0 ns t acl array clock low time 3.0 3.0 4.0 ns t cppw minimum pulse width for clear and preset 3.0 3.0 4.0 ns t cnt minimum global clock period (2) 6.1 8.4 11.1 ns f cnt maximum internal global clock frequency (2) , (3) 163.9 119.0 90.1 mhz t acnt minimum array clock period (2) 6.1 8.4 11.1 ns f acnt maximum internal array clock frequency (2) , (3) 163.9 119.0 90.1 mhz
52 altera corporation max 7000b programmable logic device data sheet table 31. epm7512b internal timing parameters note (1) symbol parameter conditions speed grade unit -5 -7 -10 min max min max min max t in input pad and buffer delay 0.3 0.3 0.5 ns t io i/o input pad and buffer delay 0.3 0.3 0.5 ns t fin fast input delay 2.2 3.2 4.0 ns t find programmable delay adder for fast input 1.5 1.5 1.5 ns t sexp shared expander delay 1.5 2.1 2.7 ns t pexp parallel expander delay 0.4 0.5 0.7 ns t lad logic array delay 1.7 2.3 3.0 ns t lac logic control array delay 1.5 2.0 2.6 ns t ioe internal output enable delay 0.1 0.2 0.2 ns t od1 output buffer and pad delay slow slew rate = off v ccio = 3.3 v c1 = 35 pf 0.9 1.2 1.6 ns t od3 output buffer and pad delay slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 5.9 6.2 6.6 ns t zx1 output buffer enable delay slow slew rate = off v ccio = 3.3 v c1 = 35 pf 2.8 3.8 5.0 ns t zx3 output buffer enable delay slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 7.8 8.8 10.0 ns t xz output buffer disable delay c1 = 5 pf 2.8 3.8 5.0 ns t su register setup time 1.5 2.0 2.6 ns t h register hold time 0.4 0.5 0.7 ns t fsu register setup time of fast input 0.8 1.1 1.1 ns t fh register hold time of fast input 1.2 1.4 1.4 ns t rd register delay 0.5 0.7 1.0 ns t comb combinatorial delay 0.2 0.3 0.4 ns t ic array clock delay 1.8 2.4 3.1 ns t en register enable time 1.5 2.0 2.6 ns t glob global control delay 2.0 2.8 3.6 ns t pre register preset time 1.0 1.4 1.9 ns t clr register clear time 1.0 1.4 1.9 ns t pia pia delay (2) 2.4 3.4 4.5 ns t lpa low-power adder (4) 2.0 2.7 3.6 ns
altera corporation 53 max 7000b programmable logic device data sheet table 32. epm7512b selectable i/o standar d timing adder delays (part 1 of 2) note (1) i/o standard parameter speed grade unit -5 -7 -10 min max min max min max 3.3 v ttl/cmos input to pia 0.0 0.0 0.0 ns input to global clock and clear 0.0 0.0 0.0 ns input to fast input register 0.0 0.0 0.0 ns all outputs 0.0 0.0 0.0 ns 2.5 v ttl/cmos input to pia 0.4 0.5 0.7 ns input to global clock and clear 0.3 0.4 0.5 ns input to fast input register 0.2 0.3 0.3 ns all outputs 0.2 0.3 0.3 ns 1.8 v ttl/cmos input to pia 0.7 1.0 1.3 ns input to global clock and clear 0.6 0.8 1.0 ns input to fast input register 0.5 0.6 0.8 ns all outputs 1.3 1.8 2.3 ns sstl-2 class i input to pia 1.5 2.0 2.7 ns input to global clock and clear 1.4 1.9 2.5 ns input to fast input register 1.1 1.5 2.0 ns all outputs 0.0 0.0 0.0 ns sstl-2 class ii input to pia 1.5 2.0 2.7 ns input to global clock and clear 1.4 1.9 2.5 ns input to fast input register 1.1 1.5 2.0 ns all outputs 0.1 ?.1 0.2 ns sstl-3 class i input to pia 1.4 1.9 2.5 ns input to global clock and clear 1.2 1.6 2.2 ns input to fast input register 1.0 1.4 1.8 ns all outputs 0.0 0.0 0.0 ns sstl-3 class ii input to pia 1.4 1.9 2.5 ns input to global clock and clear 1.2 1.6 2.2 ns input to fast input register 1.0 1.4 1.8 ns all outputs 0.0 0.0 0.0 ns gtl+ input to pia 1.8 2.5 3.3 ns input to global clock and clear 1.9 2.6 3.5 ns input to fast input register 1.8 2.5 3.3 ns all outputs 0.0 0.0 0.0 ns
54 altera corporation max 7000b programmable logic device data sheet notes to tables: (1) these values are specified under the recommended operatin g conditions in table 15 on page 29 . see figure 14 for more information on switching waveforms. (2) these values are specified for a pia fan-out of one lab (16 macrocells). for each additional lab fan-out in these devices, add an additional 0.12 ns to the pia timing value. (3) measured with a 16-bit loadable, enabled, up/down counter programmed into each lab. (4) the t lpa parameter must be added to the t lad , t lac , t ic , t acl , t cppw , t en , and t sexp parameters for macrocells running in low-power mode. power consumption supply power (p) versus frequency ( f max , in mhz) for max 7000b devices is calculated with the following equation: p = p int + p io = i ccint v cc + p io the p io value, which depends on the devi ce output load characteristics and switching frequency, can be calculated using the guidelines given in application note 74 (evaluatin g power for altera devices) . pci input to pia 0.0 0.0 0.0 ns input to global clock and clear 0.0 0.0 0.0 ns input to fast input register 0.0 0.0 0.0 ns all outputs 0.0 0.0 0.0 ns table 32. epm7512b selectable i/o standard timing adder delays (part 2 of 2) note (1) i/o standard parameter speed grade unit -5 -7 -10 min max min max min max
altera corporation 55 max 7000b programmable logic device data sheet the i ccint value depends on the switching frequency and the application logic. the i ccint value is calculated with the following equation: i ccint = (a mc ton ) + [b (mc dev ? mc ton )] + (c mc used f max tog lc ) the parameters in this equation are: mc ton = number of macrocells with the turbo bit tm option turned on, as reported in the max+plus ii report file ( .rpt ) mc dev = number of macrocells in the device mc used = total number of macrocells in the design, as reported in the report file f max = highest clock frequency to the device tog lc = average percentage of logic cells toggling at each clock (typically 12.5 % ) a, b, c = constants, shown in table 33 this calculation provides an i cc estimate based on typical conditions using a pattern of a 16-bit, loadable , enabled, up/down counter in each lab with no output load. actual i cc should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions. table 33. max 7000b i cc equation constants device a b c epm7032b 0.91 0.54 0.010 epm7064b 0.91 0.54 0.012 epm7128b 0.91 0.54 0.016 epm7256b 0.91 0.54 0.017 epm7512b 0.91 0.54 0.019
56 altera corporation max 7000b programmable logic device data sheet figure 15. i cc vs. frequency for epm7032b devices figure 16. i cc vs. frequency for epm7064b devices 100 150 200 50 10 5 0 15 20 25 30 35 40 45 250 300 vcc = 2.5 v room temperature 153.8 mhz 285.7 mhz frequency (mhz) typical i cc active (ma) low power high speed epm7032b 100 150 200 50 20 10 0 30 40 50 60 70 80 90 250 300 vcc = 2.5 v room temperature 153.8 mhz 285.7 mhz frequency (mhz) typical i cc active (ma) low power high speed epm7064b
altera corporation 57 max 7000b programmable logic device data sheet figure 17. i cc vs. frequency for epm7128b devices figure 18. i cc vs. frequency for epm7256b devices 100 150 200 50 40 20 0 60 80 100 120 140 160 180 200 220 250 vcc = 2.5 v room temperature 129.9 mhz 238.1 mhz frequency (mhz) typical i cc active (ma) low power high speed epm7128b 100 150 50 50 0 100 150 200 250 300 350 400 200 vcc = 2.5 v room temperature 107.5 mhz 188.7 mhz frequency (mhz) typical i cc active (ma) low power high speed epm7256b
58 altera corporation max 7000b programmable logic device data sheet figure 19. i cc vs. frequency for epm7512b devices 80 120 40 0 100 200 300 400 500 600 700 180 60 100 20 140 160 vcc = 2.5 v room temperature 99.0 mhz 163.9 mhz frequency (mhz) typical i cc active (ma) low power high speed epm7512b
altera corporation 59 max 7000b programmable logic device data sheet device pin-outs see the altera web site ( http://www.altera.com ) or the altera digital library for pin-out information. figures 20 through 29 show the package pin-out diagrams for max 7000b devices. figure 20. 44-pin plcc/tqfp package pin-out diagram package outlines no t drawn to scale. 44-pin plcc i/o i/o i/o vcc input/oe2/gclk2 input/gclrn input/oe1 input/gclk1 gnd i/o i/o i/o i/o/tdo i/o i/o vcc i/o i/o i/o/tck i/o gnd i/o i/o i/o i/o i/o gnd vcc i/o i/o i/o i/o i/o 6 5 4 3 2 1 44 43 42 41 40 18 19 20 21 22 23 24 25 26 27 28 7 8 9 10 11 12 13 14 15 16 17 39 38 37 36 35 34 33 32 31 30 29 epm7032b epm7064b i/o /tdi i/o i/o gnd i/o i/o i/o/tms i/o vcc i/o i/o 44-pin tqfp pin 12 pin 23 pin 34 pin 1 i/o i/o i/o vcc input/oe2/gclk2 input/gclrn input/oe1 input/gclk1 gnd i/o i/o i/o i/o/tdo i/o i/o vcc i/o i/o i/o/tck i/o gnd i/o i/o i/o i/o i/o gnd vcc i/o i/o i/o i/o i/o i/o/tdi i/o i/o gnd i/o i/o i/o/tms i/o vcc i/o i/o epm7032b epm7064b
60 altera corporation max 7000b programmable logic device data sheet figure 21. 48-pin vtqfp package pin-out diagram package outlines not drawn to scale. figure 22. 49-pin ultra fineline bga package pin-out diagram package outline not drawn to scale. i/o 48-pin vtqfp i/o i/o gnd vccint input/oe2/gclk2 input/gclrn input/oe1 input/glk1 gndint i/o i/o n/c i/o i/o/tdo i/o i/o vccio2 i/o i/o i/o/tck i/o / vrefb gndio i/o i/o nc i/o i/o i/o i/o gndint vccint i/o i/o i/o i/o nc 48 47 46 45 44 43 42 41 40 39 38 37 13 14 15 16 17 18 19 20 21 22 23 24 1 2 3 4 5 6 7 8 9 10 11 12 36 35 34 33 32 31 30 29 28 27 26 25 epm7032b epm7064b n/c i/o/tdi i/o i/o gndio i/o / vrefa i/o i/o/tms i/o vccio1 i/o indicates location of ball a1 a1 ball pad corner a b c d e f g 7654321 epm7032b epm7064b epm7128b
altera corporation 61 max 7000b programmable logic device data sheet figure 23. 100-pin tqfp package pin-out diagram package outline not drawn to scale. figure 24. 100-pin fineline bga package pin-out diagram pin 1 pin 26 pin 76 pin 51 epm7064b epm7128b epm7256b indicates location of ball a1 a1 ball pad corner a b c d e f g h j k 10987 6543 2 1 epm7064b epm7128b epm7256b package outline no t drawn to scale.
62 altera corporation max 7000b programmable logic device data sheet figure 25. 144-pin tqfp package pin-out diagram package outline not drawn to scale . figure 26. 169-pin ultra fineline bga pin-out diagram package outline not drawn to scale. indicates location of pin 1 pin 1 pin 109 pin 73 pin 37 epm7128b epm7256b epm7512b indicates location of ball a1 a1 ball pad corner g f e d c b a h j k l m n 13121110987654321 epm7128ae
altera corporation 63 max 7000b programmable logic device data sheet figure 27. 208-pin pqfp package pin-out diagram package outline not drawn to scale . pin 1 pin 157 pin 105 pin 53 epm7256b epm7512b
64 altera corporation max 7000b programmable logic device data sheet figure 28. 256-pin bga package pin-out diagram package outline no t drawn to scale. indicates location of ball a1 a1 ball pad corner g f e d c b a h j k l m n p r t 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 epm7512b u v w x y 17 18 19 20
altera corporation 65 max 7000b programmable logic device data sheet figure 29. 256-pin fineline bga package pin-out diagram package outline not drawn to scale . revision history the information contained in the max 7000b programmab le logic device family data sheet version 3.4 supersedes information published in previous versions. version 3.4 the following changes were made to the max 7000b programmable logic device family data sheet version 3.4: updated text in the ?power sequencing & hot-socketing? section.. version 3.3 the following changes were made to the max 7000b programmable logic device family data sheet version 3.3: updated table 3 . added tables 4 through 6 . indicates location of ball a1 a1 ball pad corner g f e d c b a h j k l m n p r t 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 epm7128b epm7256b epm7512b
copyright ? 2003 altera corporation. all rights reserv ed. altera, the programmable solutions company, the stylized altera logo, specific device designations , and all other words and lo gos that are identified as trademarks and/or se rvice marks are, unless noted otherwise, the trademarks and service marks of altera corporation in the u.s. and other countries. all other product or service names are the property of their respective holders. altera products are protected un der numerous u.s. and foreign patents and pending applications, maskwork rights, and copyrights. altera warrants performance of its semiconductor products to current specifications in accord ance with altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. altera assumes no responsibility or liability arising out of the appli cation or use of any information, product, or service described herein except as expressly agreed to in writing by altera corporation. altera customers are advised to obtain the la test version of device specifications before relying on any published information and befo re placing orders for products or services . 101 innovation drive san jose, ca 95134 (408) 544-7000 http://www.altera.com applications hotline: (800) 800-epld customer marketing: (408) 544-7104 literature services: lit_req@altera.com max 7000b programmable logic device data sheet 66 altera corporation printed on recycled paper. version 3.2 the following changes were made to the max 7000b programmable logic device family data sheet version 3.2: updated note (10) and added ambient temperature (t a ) information to table 15 . version 3.1 the following changes were made to the max 7000b programmable logic device family data sheet version 3.1: updated v ih and v il specifications in table 16 . updated leakage current conditions in table 16 . version 3.0 the following changes were made to the max 7000b programmable logic device family data sheet version 3.0: updated timing numbers in table 1 . updated table 16 . updated timing in tables 18 , 19 , 21 , 22 , 24 , 25 , 27 , 28 , 30 , and 31 .

▲Up To Search▲

Price & Availability of EPM7000B

	To Download EPM7000B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .